Logo of Huzzle


Intern - Engineering (Design)

🚀 Off-cycle Internship


⌛ Closed
Applications are closed

Off-cycle Internship

Software Engineering, DesignAustin


  • Microchip is searching for an Intern - Engineering (Design) to be part of the USB and Networking Business Unit located in Austin, TX. A candidate placed in this position will be a contributor in the USB and Networking Design Team, focused on bringing advanced connectivity devices to market, including Ethernet switches & bridges, USB hubs & power delivery, PCIe bridges, serial interfaces (SerDes) and other connectivity interfaces.


  • Currently enrolled in BS or MS Electrical/Engineering or equivalent program.
  • Knowledge of Verilog, VHDL or similar hardware description language.
  • Knowledge of Computer Architecture, Logic Design fundamentals, object-oriented programming concepts
  • Knowledge of common scripting languages (Tcl, Perl, Python, csh, etc.)
  • Strong analytical, communication (written and verbal), and documentation skills.
  • Excellent problem solving, debugging and organization skills.
  • Must be highly motivated and ability to learn.
  • Demonstrate ability to work in a collaborative team environment.
  • Track record of effective learning skills
  • Preferred Qualifications:
  • Digital design projects using Verilog/System Verilog
  • Proficient in Verilog/System Verilog
  • Experience with the ASIC design
  • Experience with simulation and simulation tools
  • Experience with Xilinx FPGA emulation and debug

Education requirements

Currently Studying

Area of Responsibilities

Software Engineering


  • Participating in design, FPGA, DFT, Synthesis and other design activities like micro-architecture and documentation
  • Integrating IP modules, designing RTL blocks, glue logic, interfacing with verification and emulation teams
  • Performing development activities such as Formal Verification, Clock Domain Crossing (CDC) analysis, Static Timing Analysis, and low power design
  • Designing custom digital IPs
  • Emulation and debug (ASIC and FPGA) of the IP and solution
  • Develop block level test plan documentation based on datasheets and requirements.
  • Learning and dynamically applying knowledge of the SoC, protocols and standards


Work type

Full time

Work mode