Logo of Huzzle

Physical Design Methodology - Intern

Applications are closed

  • Internship
    Full-time
    Off-cycle Internship
  • IT & Cybersecurity
  • Mountain View

Requirements

  • Pursuing Bachelors or Masters in Computer/Electrical/Electronic Engineering or Computer Science.
  • Coursework and strong knowledge of Digital VLSI IC Design, Computer Architecture and CMOS, FINFET devices, etc.
  • Academic projects in Chip design with usage of industry standard EDA tools is a plus.
  • Strong programming skills and usage of scripting languages TCL, Perl, or Python.
  • Familiarity with Linux/Unix design environments.
  • Strong engineering mindset, interpersonal and collaboration skills.

Responsibilities

  • Opportunity to learn and gain knowledge on various industry standard Electronic Design Automation (EDA) tools used in physical design from RTL to GDSII.
  • You will get hands on experience in various ASIC physical implementation stages starting from Floorplan, Synthesis, Place and Route to Extraction, Physical verification, Formal verification, Static Timing Analysis and EMIR Analysis.
  • Opportunity to excel and improve skills in scripting languages commonly used in ASIC design, such as Linux Shell, TCL, Perl, and Python.
  • You will be involved in enhancing the CAD tool methodologies for automation to improve productivity, solve design challenges and to enhance designs for better PPA and QOR.
  • Opportunity to engage and participate in ongoing research and innovation topics improving performance and power efficiency.
  • An ideal position for a career path towards ASIC Engineering with a keen interest in Digital IC design and Backend Physical design.

The Most Energy-Efficient Computing Solutions for Artificial Intelligence and Beyond… Leveraging the open RISC-V ISA

Manufacturing & Electronics
Industry
51-200
Employees
2014
Founded Year

Mission & Purpose

Esperanto Technologies develops high-performance, energy-efficient computing solutions based on the open standard RISC-V ISA. Esperanto is headquartered in Mountain View, California with engineering sites in the United States, European Union, and Eastern Europe. Esperanto has brought together a seasoned team of experienced processor and software engineers with the goal of making RISC-V the architecture of choice for compute-intensive applications such as Machine Learning.