Logo of Huzzle

Senior Physical Design Engineer

image

NVIDIA

Jul 31

  • Job
    Full-time
    Senior (5-8 years)
  • San Francisco, +2
  • Quick Apply

AI generated summary

  • You need extensive experience in physical design, proficiency with tools and methodologies, strong understanding of VLSI, and the ability to optimize for power, performance, and area in complex designs.
  • You will design and optimize physical layouts, ensure design rule compliance, collaborate with teams, and validate chip performance to meet specifications in a fast-paced engineering environment.

Requirements

  • BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years' experience or MS (or equivalent experience) with 2+ years' experience in physical design.
  • Experienced in Synopsys or Cadence place and route, physical design and timing tools.
  • Ability to form methodologies and automate flows.
  • Scan insertion and DFT knowledge is a plus.

Responsibilities

  • Drive physical design and timing from netlist to gds.
  • Partner with mixed signal teams to integrate Analog IO’s and macros.
  • Work on multi-mode and multi-corner timing closure, RC extraction, Cross talk, IR drop and EM analysis.
  • Work with the Front-end teams to create and update timing constraints.
  • Perform Physical verification DRC, ERC, LVS, Antenna checks and other checks.
  • Debugging timing violations and implementing functional, Timing ECO’s and perform formal verification.

FAQs

What is the job title being offered?

The job title being offered is Senior Physical Design Engineer.

What company is hiring for this position?

The position is being offered by NVIDIA.

What will be the primary responsibilities of the Senior Physical Design Engineer?

The primary responsibilities include driving physical design and timing from netlist to GDS, collaborating with mixed signal teams for Analog IO’s and macros integration, working on multi-mode and multi-corner timing closure, performing physical verification DRC, ERC, LVS, and debugging timing violations.

What educational qualifications are required for this role?

A BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years' experience or an MS (or equivalent experience) with 2+ years' experience in physical design is required.

What specific skills and tools should applicants be experienced with?

Applicants should have experience with Synopsys or Cadence place and route, physical design and timing tools, as well as the ability to form methodologies and automate flows. Knowledge of scan insertion and DFT is a plus.

What is the salary range for this position?

The base salary range for this position is between 164,000 USD and 258,750 USD, depending on location, experience, and the pay of employees in similar positions.

Are there additional benefits or compensation for this role?

Yes, in addition to the base salary, candidates will be eligible for equity and benefits.

Is NVIDIA an equal opportunity employer?

Yes, NVIDIA is committed to fostering a diverse work environment and is proud to be an equal opportunity employer, ensuring there is no discrimination based on any characteristic protected by law.

How can potential candidates apply for this position?

Candidates can submit their applications, as NVIDIA accepts applications on an ongoing basis.

What is the company culture like at NVIDIA?

NVIDIA has a culture that values diversity and is characterized by constant evolution, adaptability, and a commitment to amplifying human inventiveness and intelligence through technology.

Manufacturing & Electronics
Industry
10,001+
Employees
1993
Founded Year

Mission & Purpose

Since its founding in 1993, NVIDIA (NASDAQ: NVDA) has been a pioneer in accelerated computing. The company’s invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined computer graphics, ignited the era of modern AI and is fueling the creation of the metaverse. NVIDIA is now a full-stack computing company with data-center-scale offerings that are reshaping industry.