Logo of Huzzle

Job

Formal Verification Engineer - New College Grad 2024

Logo of NVIDIA

NVIDIA

Dec 17

💼 Graduate Job

Austin +1

🤑 $92K - $172.5K

AI generated summary

  • The ideal candidate should have a strong background in CS/CE/EE/Mathematics, a solid understanding of GPU/CPU architectures, excellent analytical skills, knowledge of formal verification methodologies, proficiency in Verilog/System Verilog HDLs and scripting languages, and experience with JasperGold and VC-Formal tools.
  • The Formal Verification Engineer at NVIDIA will be responsible for creating and executing test plans using formal techniques, developing abstraction models for complex designs, debugging RTL, driving tool performance, contributing to flow and script development, and communicating verification coverage to partners.

Graduate Job

EngineeringAustin, Santa Clara

Description

  • As a Formal Verification Engineer at NVIDIA, you will verify the design and implementation of the industry's leading GPUs. In this position, your responsibilities will be to verify the micro-architecture using formal verification tools, define the verification scope, and ensure design correctness. You will employ advanced formal techniques to obtain sufficiently bounded proofs while working with architects, designers, and pre- & post-silicon verification teams to accomplish your tasks. You will efficiently implement the formal verification effort for the entire project cycle, delivering high-quality results on schedule, and clearly conveying those results to the team.

Requirements

  • BS/MS/PhD or equivalent experience in CS/CE/EE/Mathematics.
  • Solid understanding of GPU/CPU architectures and designs.
  • Strong analytical skills to solve complex problems.
  • Knowledge of formal verification methodologies and techniques.
  • Able to implement abstraction techniques for effective verification.
  • Hands-on experience with Verilog / System Verilog HDLs, temporal logic assertions, and able to understand complex RTL quickly.
  • Excellent command of scripting using TCL, Perl, and Python.
  • Experience with a JasperGold and VC-Formal tools.

Education requirements

Bachelors
Masters
PhD

Area of Responsibilities

Engineering

Responsibilities

  • Identify key behaviors for verification to write clear testplans for complex designs.
  • Execute testplans using the latest formal techniques, including the development of environment assumptions, assertions and cover properties.
  • Develop abstraction models to overcome complexity challenges and obtain full proofs, or bounded proofs with sufficient coverage.
  • Drive tools to realize their best performance.
  • Debug RTL to identify causes of failure scenarios.
  • Contribute to flow and script development to improve team efficiency.
  • Articulate formal verification coverage of the design to partners.

Details

Work type

Full time

Work mode

office

Location

Austin, Santa Clara

Salary

92000 - 172500 USD