Logo of Huzzle


LTD Collateral Test Engineer

💼 Graduate Job


AI generated summary

  • You must have a PhD or MS in Electrical Engineering or related field, 1+ years in semiconductor industry, expertise in digital logic, test development, and simulation with strong communication and problem-solving skills for this test engineer role.
  • You will develop electrical test programs for X-chip and Shuttle ETest, Sort Cache, Collateral, Parametric Testing, and Scribeline Layout. Interface with various teams to drive process development and reduce costs. Entry-level position with appropriate compensation.

Graduate Job



  • As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.


  • You must possess the minimum qualifications below to be initially be considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your school work, classes, research and or relevant previous job and or internship experiences.
  • Minimum Qualifications:
  • PhD degree with 6+ months experience OR a MS degree in Electrical Engineering, Physics, Computer Engineering, Computer Science or similar.
  • 1+ years in semiconductor industry experience.
  • Preferred Qualifications:
  • 2+ years experience in one or more of the following:
  • Digital logic or circuit analysis
  • Product test definition, pattern creation, test program integration, validation.
  • Test Platforms (Advantest T2000, or other).
  • Test program development platforms.
  • Experience identifying and driving test time reduction (TTR) projects.
  • IP knowledge and test development experience on HSIO, DDR, Thermal, Power, other analog circuits.
  • Familiarity with Design for Test (DFT) principles, test methods and HVM testing.
  • Expertise in System Verilog using OVM (open validation methodology) or UVM (universal validation methodology) methodology
  • Simulation and validation experience with hardware description languages such as Verilog and/or System Verilog
  • Hands-on experience on developing tests, environment and test bench setup for generating and validating ATE patterns/vectors using tools like VCF, TVPV or Flash
  • The ideal candidate will demonstrate the following skills:
  • Strong communication skills
  • Analysis of complex process issues
  • Proven problem solving and solutions focused
  • Demonstrated work in a dynamic team environment and flexible to handle ambiguity and diverse tasks.

Education requirements


Area of Responsibilities



  • Intel is in the midst of an exciting transformation, with a vision to create and extend computing technology to connect and enrich the lives of every person on Earth. So, join us and help us create the next generation of technologies that will shape the future for decades to come.
  • LTD Test develops electrical test programs for all X-chip and Shuttle ETest, Sort, Class and Burn-In modules. We support all LTD and ICF programs and customers.
  • LTD Product Development Engineers interface with Design, Device, Design Validation, Yield and Reliability groups throughout the development cycle to develop content to drive process development, improve design for test and reduce cost.
  • We have immediate positions available in Sort Cache (SRAM, Logic), Collateral (IO, PLL, ROS, etc.), Parametric (ETest) Testing and Scribeline Layout design areas.
  • This is an entry level position and compensation will be given accordingly.


Work type

Full time

Work mode